




### **Epiphany - The world leader in microprocessor energy efficiency**

The Epiphany is a scalable multicore architecture with up to 4,095 processors sharing a common 32 bit memory space. The Epiphany combines fully-featured floating point C/C++ programmable RISC processors, a high bandwidth distributed memory system, a low latency Network-On-Chip, and low overhead off-chip IO to bring an unprecedented level of processing to power constrained systems.

### **E16G401 Feature Summary**

- 64 high performance RISC CPU cores
- C/C++ and OpenCL programmable
- 32-bit IEEE floating point support
- 2MB on-chip distributed shared memory
- 128 independent DMA channels
- Up to 800MHz operating frequency
- 102 GFLOPS peak performance
- 1.6 TB/s local memory bandwidth
- 102 GB/s Network-On-Chip bisection bandwidth
- Four 1.8 GB/s off-chip sub LVDS interfaces
- 1.875ns network per-hop latency
- <2 Watt maximum chip power consumption
- 324-ball 15×15mm 0.8mm pitch BGA



Revision	Changes
<b>3.13.06.14</b>	Initial Revision
<b>14.03.11</b>	<p>General: Added electrical specs disclaimer notes</p> <p>Section 3.5: Added section on unused pins</p> <p>Section 6.4: Removed unused signals in pin mapping</p> <p>Section 6.4: Corrected incorrect pin map table</p> <p>Section 2.2: Added Link Debug, Chip Start, and Chip Halt register.</p> <p>Section 2.2: Fixed the link register offsets.</p> <p>Section 2: Added official register names to be used by SDK Added IO register access explanation</p> <p>Section3: Added eLink details</p> <p>Section 5: Added AC/DC timing specifications Added power consumption measurements</p> <p>Section 6: Added thermal data</p>

---

## Table of Contents

<b>1</b>	<b>Introduction.....</b>	<b>6</b>
1.1	Overview.....	6
1.2	System Examples.....	7
1.3	Applications.....	8
<b>2</b>	<b>Memory Architecture .....</b>	<b>9</b>
2.1	Global Memory Map.....	9
2.2	Memory Mapped Registers.....	11
<b>3</b>	<b>I/O Interfaces.....</b>	<b>13</b>
3.1	Overview.....	13
3.2	Supplies.....	13
3.3	Reset and Clock .....	14
3.4	Monitor Signals.....	14
3.5	Unused Input Signals .....	15
3.6	Chip Coordinate Signals .....	16
3.7	Chip-To-Chip Link Interface .....	17
<b>4</b>	<b>Electrical Specifications.....</b>	<b>22</b>
4.1	Maximum Absolute Ratings .....	22
4.2	Recommended Operating Conditions .....	23
4.3	Control Signal AC/DC Characteristics .....	24
4.4	eLink AC/DC Specifications.....	25
4.5	Power Consumption.....	26
<b>5</b>	<b>Timing Specifications.....</b>	<b>27</b>
5.1	Reset Sequence .....	27
5.2	eLINK Timing.....	27
<b>6</b>	<b>Device Package.....</b>	<b>28</b>
6.1	Overview.....	28
6.2	Graphical Pin Mapping.....	28
6.3	Mechanical Drawing.....	29
6.4	Thermal Characteristics .....	30
6.5	Complete Package Pin-out.....	31
<b>7</b>	<b>System Integration .....</b>	<b>40</b>
7.1	FPGA/ASIC Interfacing.....	40
<b>8</b>	<b>Ordering Information.....</b>	<b>44</b>
8.1	Part Number Naming Methodology.....	44
8.2	Product Availability .....	44
<b>9</b>	<b>Errata .....</b>	<b>45</b>

---

---

<b>10</b>	<b>Migration from E16G301 to the E64G401.....</b>	<b>46</b>
10.1	Chip Supplies.....	46
10.2	Chip Coordinates (ROWID/COLID).....	47
10.3	Link Registers .....	47
10.4	Migration Pin Mapping.....	47
10.5	Guide for sharing PCB design between E16G301 & E64G401 .....	54
<b>11</b>	<b>Copyright Information .....</b>	<b>55</b>
<b>12</b>	<b>Disclaimers.....</b>	<b>56</b>
<b>13</b>	<b>Warranty.....</b>	<b>57</b>

---

# Preface

This document describes the *E64G401* chip product. The document is written for system designers with a fundamental understanding of processor architectures and chip specifications.

## Related Documents

- [Epiphany Architecture Reference](#): The complete reference for the Epiphany multi-core computer architecture.
- [Epiphany SDK Reference](#): The development tools and run-time library for the Epiphany architecture

---

# 1 Introduction

## 1.1 Overview

The E64G401 is a 64-core System-On-Chip implemented in a 65nm based on the 3<sup>rd</sup> generation of the Epiphany multicore IP. The Epiphany™ architecture is a scalable, distributed-shared-memory computing fabric comprised of a 2D array of processor nodes connected by a low-latency mesh network-on-chip. Here is a brief summary of the key components of the E64G401:

### **Processor:**

The E64G401 includes 64 superscalar floating point RISC CPUs (eCore), each one capable of two floating point operations per clock cycle and one integer calculation per clock cycle. The CPU has an efficient general-purpose instruction set that excels at compute intensive applications while being efficiently programmable in C/C++.

### **Memory System:**

The Epiphany memory architecture is based on a flat shared memory map in which each compute node has up to 1MB of local memory as a unique addressable slice of the total 32-bit address space. A processor can access its own local memory and other processors' memory through regular load/store instructions. The local memory system is comprised of 4 separate sub-banks, allowing for simultaneous memory accesses by the instruction fetch engine, local load-store instructions, and by memory transactions initiated by the DMA engine other processors within system.

### **Network-On-Chip:**

The Epiphany Network-on-Chip (eMesh) is a 2D mesh network that handles all on-chip and off-chip communication. The eMesh network uses atomic 32-bit memory transactions and operates without the need for any special programming. The network consists of three separate and orthogonal mesh structures, each serving different types of transaction traffic: one network for on-chip write traffic, one network for off chip write traffic, and one network for all read traffic.

### **Off-Chip IO:**

The eMesh network and memory architecture extends off-chip using source synchronous dual data rate LVDS links (“elinks”). Each E64G401 has 4 independent off-chip elinks, one in each physical

direction (north, east, west and south). The off chip links allows for glueless connection of multiple E64G401chips on a board and for interfacing to an FPGA.

For more detailed information about the Epiphany architecture, please refer to the *Epiphany Architecture Reference Manual*.

## 1.2 System Examples

The E64G401 product can be used in a number of different system configurations, some of which are shown in this section.




Figure 1: Epiphany System Architecture

---

## **1.3 Applications**

The following list shows some applications for which the E64G401 is particularly well suited:

### **Consumer:**

- Smart-phones and tablet application acceleration
- High end audio
- Computational photography
- Speech Recognition
- Face detection/recognition

### **Computing Infrastructure:**

- Super Computers
- Big Data Analytics
- Software Defined Networking

### **Mil/Aero:**

- Radar/Sonar
- Extremely Large Sensor Imaging
- Hyperspectral Imaging
- Military Radios

### **Medical:**

- Ultrasound
- CT

### **Communication:**

- Communication test-bed
- Software defined radio
- Adaptive Pre-distortion

### **Embedded Vision**

- Machine Vision
- Autonomous Robots/Navigation
- Automotive Safety

### **Other:**

- Compression
- Security Cameras
- Video Transcoding

## 2 Memory Architecture

### 2.1 Global Memory Map

The memory map configuration of the E64G401 within the 32 bit memory map is controlled with the ROWID[2:0] and COLID[2:0] chip input pins. The ROWID and COLID chip pins are sampled on the rising edge of RESET\_N and are used to set the offset of the core's memory map. Figure 2 shows the distributed memory scheme of the Epiphany architecture. Table 1 shows the distribution of the SRAM within a specific E64G401 chip without the specific chip-ID offset. The complete core memory map of the local cores can be found in the Epiphany Architecture Reference Manual.




Figure 2: Epiphany Memory Architecture

Chip Core Number	Start Address	End Address	Size
(0,0)	00000000	00007FFF	32KB
(0,1)	00100000	00107FFF	32KB
(0,2)	00200000	00207FFF	32KB
(0,3)	00300000	00307FFF	32KB
(1,0)	04000000	04007FFF	32KB
(1,1)	04100000	04107FFF	32KB
(1,2)	04200000	04207FFF	32KB
(1,3)	04300000	04307FFF	32KB
(2,0)	08000000	08007FFF	32KB
(2,1)	08100000	08107FFF	32KB
(2,2)	08200000	08207FFF	32KB
(2,3)	08300000	08307FFF	32KB
(3,0)	0C000000	0C007FFF	32KB
(3,1)	0C100000	0C107FFF	32KB
(3,2)	0C200000	0C207FFF	32KB
(3,3)	0C300000	0C307FFF	32KB

**Table 1: Relative Chip Memory Map**

## 2.2 Memory Mapped Registers

The E64G401 has a set of chip IO registers used to configure the operating mode of the product. The memory locations of these configuration registers and their respective functions are shown in Table 2. These registers are cleared by asserting the chip RESET\_N pin. The address entries below are relative to the ROWID and COLID chip address settings. In the table, the link registers additionally have an offset that is dependent on the link in question as follows:

- North link offset: **0x00600000** (Note: different from E16G301!)
- East link offset: **0x08700000** (Note: different from E16G301!)
- South link offset: **0x1c200000** (Note: different from E16G301!)
- West link offset: **0x08400000** (Note: different from E16G301!)

Register Name	Register Address	Bits	Description
<b>ELINKCLKSO</b>	0xF0300 + link offset	[3:0]	LCLK Transmit Frequency control 0=Divide cclk by 2 1=Divide cclk by 4 2=Divide cclk by 8
<b>ELINKCLKNO</b>			
<b>ELINKCLKEA</b>			
<b>ELINKCLKWE</b>			
<b>ELINKTXSO</b>	0xF0304 + link offset	[11:0]	Transmitter low power mode 0xFFFF=turned off 0x000=turned on
<b>ELINKTXNO</b>			
<b>ELINKTXEA</b>			
<b>ELINKTXWE</b>			
<b>ELINKRXSO</b>	0xF0308 + link offset	[11:0]	Receiver lo power mode 0xFFFF=turned off 0x000=turned on
<b>ELINKRXNO</b>			
<b>ELINKRXEA</b>			
<b>ELINKRXWE</b>			
<b>ELINKDEBUGSO</b>	0xF0328 + link offset	[0]	Set constant on link TX
<b>ELINKDEBUGNO</b>		[1]	Loopback RX to TX
<b>ELINKDEBUGEA</b>		[13:2]	Constant to drive on TX
<b>ELINKDEBUGWE</b>		[14]	Force a chip transaction match on RX transactions
<b>IOFLAG</b>	0x006F0318	[5:0]	0=Sets MONITOR pin to 0 1=Sets MONITOR pin to 1
<b>CHIPRESET</b>	0x083F0324		Writing to register creates a three clock cycle long pulse that resets the rest of the chip.
<b>CHIPSYNC</b>	0x083F031C		Writing to register creates a chip wide “SYNC” interrupt
<b>CHIPHALT</b>	0x083F0320		Writing to register puts all cores in the HALT debug state.

**Table 2: Memory Mapped Registers**

---

In order to write to these memory mapped registers, the store transaction must be configured with a special control mode that allows the transaction to bypass the regular eMesh routing protocol. The special routing mode is controlled through bits [15:12] of the CONFIG register of the core initiating the write transaction to the IO registers and should be set according to Table 3.

Register Name	CONFIG[15:12]
<b>NORTH ELINK REGISTERS</b>	0001
<b>EAST ELINK REGISTERS</b>	0101
<b>SOUTH ELINK REGISTERS</b>	1000
<b>WEST ELINK REGISTERS</b>	1101
<b>IOFLAG, CHIPRESET, CHIPSYNC, CHIPHALT</b>	1101

**Table 3: CONFIG Register Routing Mode Selection**

The CONFIG[15:12] register bits of a processor node are added to each outgoing on-chip write transactions as a CTRLMODE tag, overriding the default address matching algorithm of the cMesh. By default, when a write transaction arrives at a processor node, the write transaction is accepted into the node if the ROWID and COLID of the write transaction matches the node's coordinates exactly. By specifying a different matching direction in CONFIG[15:12], a matching write transaction can be directed to the south, north, east, or west instead of into the processor. To return the routing behavior to normal mode, CONFIG[15:12] should be reset to 0000. The safe method of writing to chip level IO register should use the following tightly coupled write sequence:

1. Set the CONFIG[15:12] appropriately according to Table 3 using a MOVTS instruction.
2. Write to the chip level register address as specified in Table 2
3. Reset CONFIG[15:12] to 0000 using a MOVTS instruction.

---

## 3 I/O Interfaces

### 3.1 Overview

The E64G401 includes the following basic signal groups:

- 1 core supply (VDD)
- 1 IO supply (DVDD)
- 1 differential input clock signal
- 1 single ended reset signal
- 8 single ended configuration strap pins
- 24 differential pairs for each one of the four different links (east/west/north/south)

**NOTE:** Input pins do NOT have on-chip pull-down resistors. To avoid erratic behavior, the input clock, reset and all eLink frame signals should not be left floating.

### 3.2 Supplies

The chip needs two separate and independent supplies for proper operation.

Signal Name	Signal Description	Direction	Signaling Type
<b>DVDD</b>	IO Supply	Input	Supply
<b>VDD</b>	Core Supply	Input	Supply
<b>VSS</b>	Common Ground	Input	Supply

**Table 4: Chip Supplies**

### 3.3 Reset and Clock

The E64G401 does not have an on-chip PLL and instead receives a high speed LVDS clock directly from a differential LVDS input signal.

Signal Name	Signal Description	Direction	Signaling Type
<b>RESET_N</b>	Active Low Reset	Input	LVCMOS
<b>RXI_WE_CCLK_{P,N}</b>	Chip Clock Input	Input	LVDS

**Table 5: Chip Clock and Rest**

**NOTE:** For correct reset sequencing, the RXI\_WE\_CCLK\_{P/N} signal should NOT be toggling during the rising edge of RESET\_N.

### 3.4 Monitor Signals

The flag pin is a general purpose output pin that can be connected to an LED or routed to an FPGA or controller to be used as an interrupt or indicator. The pin is controlled by writing a 1 or 0 to the “Monitor Register” as described in Chapter 2.2.

Signal Name	Signal Description	Direction	Signaling Type
<b>FLAG</b>	Monitor Signal	Output	LVCMOS
<b>MVDD</b>	On-chip core voltage sensing pin	Output	Analog
<b>MVSS</b>	On-chip ground voltage sensing pin	Output	Analog

**Table 6: Monitor Signals**

---

### **3.5 Unused Input Signals**

The following signal pairs should have the P/N pair pulled to a safe constant differential value.  
(i.e. if the \_N signal is pulled low then the \_P signal should be pulled high).

Signal Name	Signal Description	Direction	Signaling Type
<b>RXI_EA_CCLK_{P,N}</b>	Unimplemented signal	Input	LVDS
<b>RXI_SO_CCLK_{P,N}</b>	Unimplemented signal	Input	LVDS
<b>RXI_NO_CCLK_{P,N}</b>	Unimplemented signal	Input	LVDS
<b>COLID[3]</b>	Unimplemented signal	Input	LVDS
<b>ROWID[3]</b>	Unimplemented signal	Input	LVDS


**Table 7: Unused Signals**

### 3.6 Chip Coordinate Signals

There are eight coordinate signals that are sampled at the rising edge of RESET\_N to set the coordinate ID of the E64G401. The COLID[2:0] and ROWID[2:0] set bits [31:29] and [25:23] respectively of the chip's address map. The bits are needed to differentiate between chips in systems containing multiple E64G401 chips. Figure 3 shows an example system with four E16G401 chips with different COLID and ROWID input pin values.

Signal Name	Signal Description	Direction	Signaling Type
<b>COLID[0]</b>	Bit[29] of chip address map	Input	LVCMOS
<b>COLID[1]</b>	Bit[30] of chip address map	Input	LVCMOS
<b>COLID[2]</b>	Bit[31] of chip address map	Input	LVCMOS
<b>ROWID[0]</b>	Bit[23] of chip address map	Input	LVCMOS
<b>ROWID[1]</b>	Bit[24] of chip address map	Input	LVCMOS
<b>ROWID[2]</b>	Bit[25] of chip address map	Input	LVCMOS

**Table 8: Chip Coordinate Settings**



**Figure 3: Chip coordinate configuration example**

### 3.7 Chip-To-Chip Link Interface

The E64G401 has four identical source-synchronous bidirectional off chip LVDS links (eLink) that can be used to connect the E64G401 to other E64G401 chips, FPGAs, and/or ASICs. Interfacing the E64G401 with an FPGA should be done by instantiating the eLink HDL open source HDL code provided by Adapteva. The eLink enables glue-less chip to chip connections as illustrated in Figure 4.





Figure 4: eLink Chip Interface

The eLink aggregates all read and write transactions from the eMesh Network-On Chip inside the E64G401 and sends them out as 104 bit memory mapped atomic transactions with the following sub-fields:

- Read indicator
- Write indicator
- Data size (2 bits)
- Control mode (4 bits)
- Destination address (32 bits)
- Lower data field (32 bits)
- Upper data field/source address (32 bits)

**NOTE:** The following eLink description is included to provide clarity. For a complete description, please refer to the open source eLink implementation at: <http://github.com/parallella/parallella-hw>

The eLink interface protocol is illustrated in Figure 5. The eLink data interface is 8 bits wide with a protocol specified in Table 9. The number of bytes to be received is determined by the data of the first “valid” byte (byte0) and the level of the FRAME signal. The data captured on the rising edge of the LCLK is considered to be byte0 if the FRAME control captured at the same cycle (rising edge) is high but was low at the rising edge of the previous LCLK cycle.



**Figure 5: eLink Interface Illustration**


The cycle after the last byte of the transaction (byte8 or byte12) will determine if the receiver should go into data streaming mode based on the level of the FRAME control signal. If the FRAME signal is low, the transaction is complete. If the FRAME control signal stays high, the eLink goes into “streaming mode”, meaning that the last byte of the previous transaction (byte8 or byte12) will be followed by byte5 of the new transaction.

Byte	Content				
<b>Byte0</b>	{control mode[3:0], datemode[1:0], write, read}				
<b>Byte1</b>	dstaddr[7:0]				
<b>Byte 2</b>	dstaddr[15:8]				
<b>Byte 3</b>	dstadr[23:16]				
<b>Byte 4</b>	dstaddr[31:24]				
{datemode[1:0], read, write}	0X01	1001	1101	XX10	XX11
<b>Byte 5</b>	data[7:0]	data[7:0]	data[7:0]	srcaddr[7:0]	data[7:0]
<b>Byte6</b>	data[15:8]	data[15:8]	data[15:8]	srcaddr[15:8]	data[15:8]
<b>Byte7</b>	data[23:16]	data[23:16]	data[23:16]	srcaddr[23:16]	data[23:16]
<b>Byte8</b>	data[31:24]	data[31:24]	data[31:24]	srcaddr[31:24]	data[31:24]
<b>Byte9</b>	N/A	N/A	data[32:39]	N/A	srcaddr[7:0]
<b>Byte10</b>	N/A	N/A	data[47:40]	N/A	srcaddr[15:8]
<b>Byte11</b>	N/A	N/A	data[56:48]	N/A	srcaddr[23:16]
<b>Byte12</b>	N/A	N/A	data[63:57]	N/A	srcaddr[31:24]

**Table 9: eLink Data Format**

**NOTE:** Optimal eLink bandwidth utilization is achieved by transmitting a sequence of 64-bit write transactions with increasing address order (e.g 0x80800000, 0x80800008, 0x80800010, ). Read transactions, non 64-bit transactions, and non-sequential 64-bit write transactions will result in a max bandwidth of 1/4<sup>th</sup> of peak.

The WAIT\_RD and WAIT\_WR signals are used to stall transmission when a receiver is unable to accept more transactions. This mechanism is shown in Figure 6. The receiver will raise its WAIT output signal on the second rising edge of LCLK input following the capturing rising edge of the last transaction byte (byte8 or byte12) but will be ready to accept one more full transaction (byte0 through byte8/byte12). The WAIT signal seen by the transmitter is assumed to be of the “unspecified” phase delay (while still of the LCLK clock period) and therefore has to be sampled with the two-cycle synchronizer. Once synchronized to the transmitter’s LCLK clock domain, the WAIT control signals will prevent new transaction from being transmitted. If the transaction is in the middle of the transmission when the synchronized WAIT control goes high, the transmission process is to be completed without interruption.



**Figure 6: Transmitter Pushback Mechanism**

The txo\_\* interface driven out from the E64G401 uses a divided version of the core clock frequency (RXI\_WE\_CCLK\_{P,N}). The transmit clock is automatically aligned in the middle of the data eye by the eLink on chip transmit logic. The receiver logic assumes the clock is aligned at the center of the receiver data eye. The “wait” signals are used to indicate to the transmit logic that no more transactions can be received because the receiver buffer full.

For the sake of brevity the signal descriptions of the four links are merged in a single table below with each link having a unique modifier depending on the direction of the link. The modifier is: NO for north, SO for south, EA for east, and WE for west. The suffix P/N indicates positive or negative leg of the differential pair.

Signal Name	Direction	Signal Description
RXI_{NO,SO,EA,WE}_DATA_{P,N}[7:0]	Input	Receiver data
RXI_{NO,SO,EA,WE}_FRAME_{P,N}	Input	Receiver packet framing signal
RXI_{NO,SO,EA,WE}_LCLK_{P,N}	Input	Receiver clock
RXO_{NO,SO,EA,WE}_WR_WAIT_{P,N}	Output	Asynchronous push-back for transmitter indicating that device must hold off on sending another write packet.
RXO_{NO,SO,EA,WE}_RD_WAIT_{P,N}	Output	Asynchronous push-back for transmitter indicating that device must hold off on sending another read packet.
TXO_{NO,SO,EA,WE}_DATA_{P,N}[7:0]	Output	Transmitter data
TXO_{NO,SO,EA,WE}_FRAME_{P,N}	Output	Transmitter packet framing signal
TXO_{NO,SO,EA,WE}_LCLK_{P,N}	Output	Transmitter clock
TXI_{NO,SO,EA,WE}_WR_WAIT_{P,N}	Input	Asynchronous push-back from receiver indicating that transmitter must hold off on sending another write packet.
TXI_{NO,SO,EA,WE}_RD_WAIT_{P,N}	Input	Asynchronous push-back from transmitter indicating that transmitter must hold off on sending another read packet.

**Table 10: eLink Signals**

## 4 Electrical Specifications

NOTE: Absolute ratings are based on simulation results, process information, and initial testing. Final product qualification data not yet available, information provided without warranty.

### 4.1 Maximum Absolute Ratings

Parameter	Description	Value	Units
$V_{DVDD}$	IO Supply Voltage range	-0.5 to 1.98	V
$V_{VDD}$	Core supply voltage range	-0.3 to 1.155	V
$V_{PAD}$	Voltage range	-0.5 to (VDD+0.5)	V
$T_{MAX}$	Storage temperature	-40C to 150	°C
$T_J$	Junction operating temperature	-40 to 125	°C

Table 11: Maximum Absolute Ratings



Charged devices and circuit boards can discharge without detection. Although this product features robust ESD protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

---

## 4.2 Recommended Operating Conditions

Parameter	Description	Min	Typical	Max	Unit
$V_{DVDD}$	IO Supply Voltage Range	1.62	1.8	1.98	V
$V_{VDD}$	Core Supply Voltage Range	0.90	1.0	1.1	V
$V_{PAD}$	Voltage at IO	-0.3		$V_{DVDD} + 0.3$	V
$V_{IH}$	High-level input voltage at IO	0.7 * $V_{DVDD}$		$V_{DVDD} + 0.3$	V
$V_{IL}$	Low-level input voltage at IO	$V_{DVSS} - 0.3$		$V_{DVDD} + 0.3$	V
$T_J$	Junction Temp	-40	25	125	°C
$I_{VDD}$	Core supply current at 800MHz		TBD		mA
$I_{DVDD}$	IO supply current		TBD		mA

**Table 12: Recommended Operating Conditions**

---

### 4.3 Control Signal AC/DC Characteristics

The FLAG, ROWID, COLDID, and RESET\_N pins use full swing LVCMOS signaling with AC/DC specifications given in the following table.

Parameter	Description	Min	Typical	Max	Unit
<b>t<sub>rise</sub></b>	Transmitter rise time (20pF load)	0.94	1.43	2.31	nS
<b>t<sub>fall</sub></b>	Transmitter fall time (20pF load)	0.96	1.39	2.19	nS
<b>I<sub>OH</sub></b>	Output drive current	16.4	24.5	35.7	mA
<b>I<sub>OL</sub></b>	Output drive current	16.9	27.0	39.1	mA
<b>I<sub>SCH</sub></b>	Output high short circuit	--	--	70	mA
<b>I<sub>SCL</sub></b>	Output low short circuit	--	--	72	mA
<b>I<sub>L</sub></b>	Input leakage	--	--	1	uA

**Table 13: LVCMOS AC/DC Characteristics**

## 4.4 eLink AC/DC Specifications

The E64G401 eLinks conform to the sub-LVDS standard but has shown to be compatible with many LVDS receivers and drivers as well per (IEEE Std 1596.3-1996, Low Voltage Differential Signaling Standard). The driver design has all the necessary components for transmission of sub-LVDS data and a temperature stable internal reference for setting of the LVDS signaling voltage and common mode level.

Parameter	Description	Min	Typical	Max	Unit
<b>V<sub>INPUT</sub></b>	Common Mode Input Voltage	0.4	0.9	1.4	V
<b>V<sub>IDT</sub></b>	Input differential threshold	50			mV
<b>V<sub>ID</sub></b>	Input differential voltage	50		V <sub>DVDD</sub>	mV
<b>V<sub>IA,IB</sub></b>	Input voltage	0	0.9	V <sub>DVDD</sub>	V
<b>I<sub>IA,IA</sub></b>	Input leakage current			1	uA
<b>t<sub>psupply</sub></b>	Power supply sensitivity		2	0.3	ps/mV
<b>t<sub>dcd</sub></b>	Input duty cycle distortion		50		ps
<b>t<sub>rise</sub></b>	Output differential rise time	120		250	ps
<b>t<sub>fall</sub></b>	Output differential fall time	120		250	ps
<b>v<sub>OH</sub></b>	Output voltage high		975	1100	mV
<b>v<sub>OL</sub></b>	Output voltage low	700	825		mV
<b>v<sub>OD</sub></b>	Differential output voltage	100	150	200	mV
<b>v<sub>OS</sub></b>	Output offset voltage	800	900	1000	mV
<b>I<sub>SA,SB</sub></b>	Output short circuit current	-12	5	12	mA

**Table 14:** LVDS Electrical Specifications

---

## **4.5 Power Consumption**

TBD

**Figure 7: Power Consumption**

---

## 5 Timing Specifications

### 5.1 Reset Sequence

The CCLK\_N/CCLK\_P should toggle at least 10 times while RESET\_N is held low and should be held constant during the rising edge of RESET\_N.

### 5.2 eLINK Timing

The following table gives recommended eLink timing constraints for E64G401 system integration.

Parameter	Value
Maximum skew between all rx <sub>i</sub> _* signals on one link	250ps
Maximum skew between all tx <sub>o</sub> _* signals on one link	250ps
Maximum skew between nets of a p/n pair signal	50ps
Receiver clock min setup to data edge	250ps
Receiver clock min hold from data edge	250ps
Minimum receiver LCLK period	2ns

**Table 15: eLink Timing Constraints**

# 6 Device Package

## 6.1 Overview

The E64G401 uses a 324 ball 0.8 mm pitch wire-bond BGA package that measures 15×15mm.

## 6.2 Graphical Pin Mapping




Figure 8: Pin Mapping Diagram

## 6.3 Mechanical Drawing





Figure 9: Mechanical Drawing

---

## **6.4 Thermal Characteristics**

TBD

**Table 16: Thermal Characteristics of Device Package**

## 6.5 Complete Package Pin-out

PIN	BGA BALL
<b>VSS (72)</b>	A1,A8,A11,A18, B2,B17, C3,C16,D4,D15, E5,E6,E13,E14, F5,F6,F13,F14, G6,G8,G10,G12,G14, H1,H5,H7,H9,H11,H13,H18, J6,J8,J10,J12,J14, K5,K7,K9,K11,K13, L1,L6,L8,L10,L12,L14,L18, M5,M7,M9,M11,M13, N6,N8,N10,N12,N14, P5,P7, P9, P11,P13, R4,R15, T3,T16, U2,U17, V1, V8, V11,V18
<b>VDD (24)</b>	H6,H8,H10,H12,J7,J9,J11,J13,K6,K8,K10,K12,L7,L9,L11,L13,M6 ,M8,M10,M12,N7,N9,N11,N13
<b>DVDD (16)</b>	G5,G7,G9,G11,G13,H14,J5,K14,L5,M14,N5,P6,P8,P10,P12,P14

PIN	BGA BALL
<b>COLID[0]</b>	F12
<b>COLID[1]</b>	E8
<b>COLID[2]</b>	F10
<b>COLID[3]</b>	E7
<b>ROWID[0]</b>	E10
<b>ROWID[1]</b>	E11
<b>ROWID[2]</b>	E9
<b>ROWID[3]</b>	F9
<b>FLAG</b>	E12
<b>MVDD</b>	F8
<b>MVSS</b>	F7

---

<b>RESET_N</b>	F11
<b>RXI_EA_CCLK_P</b>	J18
<b>RXI_EA_CCLK_N</b>	K18
<b>RXI_EA_DATA_P[0]</b>	T18
<b>RXI_EA_DATA_P[1]</b>	R17
<b>RXI_EA_DAA_P[2]</b>	P16
<b>RXI_EA_DATA_P[3]</b>	N15
<b>RXI_EA_DATA_P[4]</b>	P18
<b>RXI_EA_DATA_P[5]</b>	N17
<b>RXI_EA_DATA_P[6]</b>	M16
<b>RXI_EA_DATA_P[7]</b>	L15
<b>RXI_EA_DATA_N[0]</b>	U18
<b>RXI_EA_DATA_N[1]</b>	T17
<b>RXI_EA_DATA_N[2]</b>	R16
<b>RXI_EA_DATA_N[3]</b>	P15
<b>RXI_EA_DATA_N[4]</b>	R18
<b>RXI_EA_DATA_N[5]</b>	P17
<b>RXI_EA_DATA_N[6]</b>	N16
<b>RXI_EA_DATA_N[7]</b>	M15
<b>RXI_EA_FRAME_P</b>	L17
<b>RXI_EA_FRAME_N</b>	M17
<b>RXI_EA_LCLK_P</b>	M18
<b>RXI_EA_LCLK_N</b>	N18
<b>TXI_NO_WR_WAIT_P</b>	A9
<b>TXI_NO_WR_WAIT_N</b>	A10
<b>TXO_NO_DATA_P[7]</b>	A2

---

---

<b>TXO_NO_DATA_P[6]</b>	B3
<b>TXO_NO_DATA_P[5]</b>	C4
<b>TXO_NO_DATA_P[4]</b>	D5
<b>TXO_NO_DATA_P[3]</b>	A4
<b>TXO_NO_DATA_P[2]</b>	B5
<b>TXO_NO_DATA_P[1]</b>	C6
<b>TXO_NO_DATA_P[0]</b>	D7
<b>TXO_NO_DATA_N[7]</b>	A3
<b>TXO_NO_DATA_N[6]</b>	B4
<b>TXO_NO_DATA_N[5]</b>	C5
<b>TXO_NO_DATA_N[4]</b>	D6
<b>TXO_NO_DATA_N[3]</b>	A5
<b>TXO_NO_DATA_N[2]</b>	B6
<b>TXO_NO_DATA_N[1]</b>	C7
<b>TXO_NO_DATA_N[0]</b>	D8
<b>TXI_NO_RD_WAIT_P</b>	B7
<b>TXI_NO_RD_WAIT_N</b>	B8
<b>TXO_NO_LCLK_P</b>	A6
<b>TXO_NO_LCLK_N</b>	A7
<b>RXO_SO_WR_WAIT_N</b>	V10
<b>RXO_SO_WR_WAIT_P</b>	V9
<b>RXI_SO_DATA_N[7]</b>	V3
<b>RXI_SO_DATA_N[6]</b>	U4
<b>RXI_SO_DATA_N[5]</b>	T5
<b>RXI_SO_DATA_N[4]</b>	R6
<b>RXI_SO_DATA_N[3]</b>	V5

---

---

<b>RXI_SO_DATA_N[2]</b>	U6
<b>RXI_SO_DATA_N[1]</b>	T7
<b>RXI_SO_DATA_N[0]</b>	R8
<b>RXI_SO_DATA_P[7]</b>	V2
<b>RXI_SO_DATA_P[6]</b>	U3
<b>RXI_SO_DATA_P[5]</b>	T4
<b>RXI_SO_DATA_P[4]</b>	R5
<b>RXI_SO_DATA_P[3]</b>	V4
<b>RXI_SO_DATA_P[2]</b>	U5
<b>RXI_SO_DATA_P[1]</b>	T6
<b>RXI_SO_DATA_P[0]</b>	R7
<b>RXO_SO_RD_WAIT_N</b>	U8
<b>RXO_SO_RD_WAIT_P</b>	U7
<b>RXI_SO_LCLK_N</b>	V7
<b>RXI_SO_LCLK_P</b>	V6
<b>RXI_WE_CCLK_N</b>	K1
<b>RXI_WE_CCLK_P</b>	J1
<b>TXO_WE_DATA_N[0]</b>	U1
<b>TXO_WE_DATA_N[1]</b>	T2
<b>TXO_WE_DATA_N[2]</b>	R3
<b>TXO_WE_DATA_N[3]</b>	P4
<b>TXO_WE_DATA_N[4]</b>	R1
<b>TXO_WE_DATA_N[5]</b>	P2
<b>TXO_WE_DATA_N[6]</b>	N3
<b>TXO_WE_DATA_N[7]</b>	M4
<b>TXO_WE_DATA_P[0]</b>	T1

---

---

<b>TXO_WE_DATA_P[1]</b>	R2
<b>TXO_WE_DATA_P[2]</b>	P3
<b>TXO_WE_DATA_P[3]</b>	N4
<b>TXO_WE_DATA_P[4]</b>	P1
<b>TXO_WE_DATA_P[5]</b>	N2
<b>TXO_WE_DATA_P[6]</b>	M3
<b>TXO_WE_DATA_P[7]</b>	L4
<b>TXO_WE_FRAME_N</b>	M2
<b>TXO_WE_FRAME_P</b>	L2
<b>TXO_WE_LCLK_N</b>	N1
<b>TXO_WE_LCLK_P</b>	M1
<b>RXO_EA_RD_WAIT_P</b>	J17
<b>RXO_EA_RD_WAIT_N</b>	K17
<b>RXO_EA_WR_WAIT_P</b>	K16
<b>RXO_EA_WR_WAIT_N</b>	L16
<b>RXO_NO_WR_WAIT_P</b>	B9
<b>RXO_NO_WR_WAIT_N</b>	B10
<b>RXO_NO_RD_WAIT_P</b>	C8
<b>RXO_NO_RD_WAIT_N</b>	C9
<b>TXI_SO_WR_WAIT_N</b>	U10
<b>TXI_SO_WR_WAIT_P</b>	U9
<b>TXI_SO_RD_WAIT_N</b>	T9
<b>TXI_SO_RD_WAIT_P</b>	T8
<b>TXI_WE_RD_WAIT_N</b>	K2
<b>TXI_WE_RD_WAIT_P</b>	J2
<b>TXI_WE_WR_WAIT_N</b>	L3

---

---

<b>TXI_WE_WR_WAIT_P</b>	K3
<b>TXI_EA_RD_WAIT_P</b>	G17
<b>TXI_EA_RD_WAIT_N</b>	H17
<b>TXI_EA_WR_WAIT_P</b>	H16
<b>TXI_EA_WR_WAIT_N</b>	J16
<b>RXI_NO_FRAME_P</b>	B11
<b>RXI_NO_FRAME_N</b>	B12
<b>RXI_NO_CCLK_P</b>	C10
<b>RXI_NO_CCLK_N</b>	C11
<b>TXO_SO_FRAME_N</b>	U12
<b>TXO_SO_FRAME_P</b>	U11
<b>RXI_SO_CCLK_N</b>	T11
<b>RXI_SO_CCLK_P</b>	T10
<b>RXO_WE_RD_WAIT_N</b>	H2
<b>RXO_WE_RD_WAIT_P</b>	G2
<b>RXO_WE_WR_WAIT_N</b>	J3
<b>RXO_WE_WR_WAIT_P</b>	H3
<b>TXO_EA_DATA_P[0]</b>	G15
<b>TXO_EA_DATA_P[1]</b>	F16
<b>TXO_EA_DATA_P[2]</b>	E17
<b>TXO_EA_DATA_P[3]</b>	D18
<b>TXO_EA_DATA_P[4]</b>	E15
<b>TXO_EA_DATA_P[5]</b>	D16
<b>TXO_EA_DATA_P[6]</b>	C17
<b>TXO_EA_DATA_P[7]</b>	B18
<b>TXO_EA_DATA_N[0]</b>	H15

---

---

<b>TXO_EA_DATA_N[1]</b>	G16
<b>TXO_EA_DATA_N[2]</b>	F17
<b>TXO_EA_DATA_N[3]</b>	E18
<b>TXO_EA_DATA_N[4]</b>	F15
<b>TXO_EA_DATA_N[5]</b>	E16
<b>TXO_EA_DATA_N[6]</b>	D17
<b>TXO_EA_DATA_N[7]</b>	C18
<b>TXO_EA_FRAME_P</b>	J15
<b>TXO_EA_FRAME_N</b>	K15
<b>TXO_EA_LCLK_P</b>	F18
<b>TXO_EA_LCLK_N</b>	G18
<b>RXI_NO_DATA_P[7]</b>	D11
<b>RXI_NO_DATA_P[6]</b>	C12
<b>RXI_NO_DATA_P[5]</b>	B13
<b>RXI_NO_DATA_P[4]</b>	A14
<b>RXI_NO_DATA_P[3]</b>	D13
<b>RXI_NO_DATA_P[2]</b>	C14
<b>RXI_NO_DATA_P[1]</b>	B15
<b>RXI_NO_DATA_P[0]</b>	A16
<b>RXI_NO_DATA_N[7]</b>	D12
<b>RXI_NO_DATA_N[6]</b>	C13
<b>RXI_NO_DATA_N[5]</b>	B14
<b>RXI_NO_DATA_N[4]</b>	A15
<b>RXI_NO_DATA_N[3]</b>	D14
<b>RXI_NO_DATA_N[2]</b>	C15
<b>RXI_NO_DATA_N[1]</b>	B16

---

<b>RXI_NO_DATA_N[0]</b>	A17
<b>TXO_NO_FRAME_P</b>	D9
<b>TXO_NO_FRAME_N</b>	D10
<b>RXI_NO_LCLK_P</b>	A12
<b>RXI_NO_LCLK_N</b>	A13
<b>TXO_SO_DATA_N[7]</b>	R12
<b>TXO_SO_DATA_N[6]</b>	T13
<b>TXO_SO_DATA_N[5]</b>	U14
<b>TXO_SO_DATA_N[4]</b>	V15
<b>TXO_SO_DATA_N[3]</b>	R14
<b>TXO_SO_DATA_N[2]</b>	T15
<b>TXO_SO_DATA_N[1]</b>	U16
<b>TXO_SO_DATA_N[0]</b>	V17
<b>TXO_SO_DATA_P[7]</b>	R11
<b>TXO_SO_DATA_P[6]</b>	T12
<b>TXO_SO_DATA_P[5]</b>	U13
<b>TXO_SO_DATA_P[4]</b>	V14
<b>TXO_SO_DATA_P[3]</b>	R13
<b>TXO_SO_DATA_P[2]</b>	T14
<b>TXO_SO_DATA_P[1]</b>	U15
<b>TXO_SO_DATA_P[0]</b>	V16
<b>RXI_SO_FRAME_N</b>	R10
<b>RXI_SO_FRAME_P</b>	R9
<b>TXO_SO_LCLK_N</b>	V13
<b>TXO_SO_LCLK_P</b>	V12
<b>RXI_WE_DATA_N[0]</b>	H4

---

---

<b>RXI_WE_DATA_N[1]</b>	G3
<b>RXI_WE_DATA_N[2]</b>	F2
<b>RXI_WE_DATA_N[3]</b>	E1
<b>RXI_WE_DATA_N[4]</b>	F4
<b>RXI_WE_DATA_N[5]</b>	E3
<b>RXI_WE_DATA_N[6]</b>	D2
<b>RXI_WE_DATA_N[7]</b>	C1
<b>RXI_WE_DATA_P[0]</b>	G4
<b>RXI_WE_DATA_P[1]</b>	F3
<b>RXI_WE_DATA_P[2]</b>	E2
<b>RXI_WE_DATA_P[3]</b>	D1
<b>RXI_WE_DATA_P[4]</b>	E4
<b>RXI_WE_DATA_P[5]</b>	D3
<b>RXI_WE_DATA_P[6]</b>	C2
<b>RXI_WE_DATA_P[7]</b>	B1
<b>RXI_WE_FRAME_N</b>	K4
<b>RXI_WE_FRAME_P</b>	J4
<b>RXI_WE_LCLK_N</b>	G1
<b>RXI_WE_LCLK_P</b>	F1

# 7 System Integration

## 7.1 FPGA/ASIC Interfacing

The E64G401 can be directly interfaced to an FPGA or ASIC by instantiating the eLink interface provided by Adapteva. The eLink interface block is used to convert the high speed serial link I/O interface to a lower speed parallel interface. To the system, the eLink interface looks like a simple memory mapped interface.




Figure 10: FPGA eLink Integration Example


The following table documents the signal description of the eLink interface as seen by the FPGA internal logic.

Signal Name	Width	Direction	Description
<b>clk_inb</b>	1	In	Clock used to write to transaction FIFO in eMesh interface
<b>access_inb</b>	1	In	Assert high and stays keep until read or write transaction has completed
<b>write_inb</b>	1	In	Asserted high to indicate a write transaction
<b>datemode_inb</b>	2	In	Datasize of transaction. 00=8-bit, 01=16-bit, 10=32-bit, 11=64-bit
<b>ctrlmode_inb</b>	4	In	Reserved, should be tied to 0
<b>dstaddr_inb</b>	32	In	Address of memory mapped transaction
<b>data_inb</b>	32	In	For write transaction: Data to be written For read transaction: Value ignored
<b>srcaddr_inb</b>	32	In	For write transaction: Upper data of 64 bit transaction in case of double write transaction, otherwise ignored For read transaction: Returning address to send data to once the data has been read from the address in the dstaddr field.
<b>wr_wait_inb</b>	1	Out	Pushback indicating that eMesh write transaction receiving FIFO is full
<b>rd_wait_inb</b>	1	Out	Pushback indicating that eMesh read transaction receiving FIFO is full


**Table 17: Incoming Transaction (TO FPGA/ASIC)**

Signal Name	Width	Direction	Description
<b>clk_outb</b>	1	Out	Clock to be used to sample transaction from eMesh
<b>access_outb</b>	1	Out	Asserted high and stays high until read or write transaction has completed
<b>write_outb</b>	1	Out	Asserted high to indicate a write transaction
<b>datemode_outb</b>	2	Out	Data size of transaction. 00=8-bit, 01=16-bit, 10=32-bit, 11=64-bit
<b>ctrlmode_outb</b>	4	Out	Reserved, should be tied to 0
<b>dstaddr_outb</b>	32	Out	Address of memory mapped transaction
<b>data_outb</b>	32	Out	For write transaction: Data to write to dstaddr_out For read transaction: Value can be ignored
<b>srcaddr_outb</b>	32	Out	For write transaction: Upper data of 64 bit transaction in case of double write transaction, otherwise ignored  For read transaction: Returning address to send data to once the data has been read from the address in the dstaddr field.
<b>wr_wait_outb</b>	1	In	Driven high to stop eMesh from sending more write transactions
<b>rd_wait_outb</b>	1	In	Driven high to stop eMesh from sending more read transactions

**Table 18: Outgoing Transaction (FROM FPGA/ASIC)**



**Figure 11: eLink Write Transaction Timing Diagram**



**Figure 12: eLink Read Transaction Timing Diagram**

## 8 Ordering Information

### 8.1 Part Number Naming Methodology




Figure 13: Part Numbering Methodology

### 8.2 Product Availability

Part Number	Temp Range	Speed Grade	Comment
E64G401-SACP	-40°C to +85°C	700MHz	Sampling
E64G401-TACU	-40°C to +85°C	800MHz	Planned for Q4, 2014

Table 19: Product Ordering Table

---

## 9 Errata


This table contains all the known errata for the E64G401 product. System designers and software developers should consider these items as a part of the current product but they should also beware that the behavior of the errata items is likely to change in future versions of the Epiphany products.

Errata #	Errata Item	Chip Version	Type	Explanation
0	Duplicate IO Transaction	E64G401	Functional	All incoming transactions (read or write) to a link port destined for row 2 (east/west off chip transaction) or column 2 (south/north off chip transaction) are duplicated at link interface. This means instruction fetches and data loads from external memory is not possible for these cores but DMA transfers to these cores will work correctly. The latency between the first and second duplicate transaction is short, but software needs to take into account that a second write transaction will occur.
2	NOC FIFO Full	E64G401	Performance	The FIFO interface between the compute node and the Network-On-Chip currently indicates FIFO full too early, causing a degradation in peak outgoing transfer bandwidth from the Epiphany processor node to the eMesh NOC.

**Table 20: Errata List**

## 10 Migration from E16G301 to the E64G401

The 64-core E64G401 package design is similar to the E16G301 and with careful system design it is possible to produce boards that can accommodate both chip products. As illustrated in the figure below, the E64G401 uses an improved pin-out whereby the RX and TX links of neighboring Epiphany chips line up more favorably. Unfortunately, this means that multi-Epiphany board products with direct chip to chip Epiphany connections will not be able to accommodate both the E16G301 and E64G401. Products such as the ParallelA boards which only connect an FPGA to an Epiphany chip can be designed to accommodate both products. **NOTE:** Some FPGAs have hard coded pin constraints which limit the use of certain pins as either inputs OR outputs, making it difficult and/or impossible to share board designs between the two Epiphany products.



### 10.1 Chip Supplies

The nominal IO voltage for the E16G301 is 2.5V while the nominal voltage for the E64G401 is 1.8V. Common power system design is possible because the E16G301 can operate down to 1.8V supply voltage with a slightly reduced link operating frequency. All ground and supply pins are in identical positions on the two products.

---

## **10.2 Chip Coordinates (ROWID/COLID)**

It is recommended that the E64G401 chip coordinate pins on the board be configurable and/or software programmable through an FPGA to maximize flexibility.

## **10.3 Link Registers**

The address locations of the south and east links moved locations as described in Section 2.2

## **10.4 Migration Pin Mapping**

The following table shows the ball map differences between the E16G301 and E64G401. Balls that are not included in the table have identical mapping on the two products.

BALL	E16G301 NET	E64G401 NET	Comment
J18	RXI_EA_CCLK_N	RXI_EA_CCLK_P	INVERTED
K18	RXI_EA_CCLK_P	RXI_EA_CCLK_N	INVERTED
T18	RXI_EA_DATA_N[0]	RXI_EA_DATA_P[0]	INVERTED
R17	RXI_EA_DATA_N[1]	RXI_EA_DATA_P[1]	INVERTED
P16	RXI_EA_DATA_N[2]	RXI_EA_DATA_P[2]	INVERTED
N15	RXI_EA_DATA_N[3]	RXI_EA_DATA_P[3]	INVERTED
P18	RXI_EA_DATA_N[4]	RXI_EA_DATA_P[4]	INVERTED
N17	RXI_EA_DATA_N[5]	RXI_EA_DATA_P[5]	INVERTED
M16	RXI_EA_DATA_N[6]	RXI_EA_DATA_P[6]	INVERTED
L15	RXI_EA_DATA_N[7]	RXI_EA_DATA_P[7]	INVERTED
U18	RXI_EA_DATA_P[0]	RXI_EA_DATA_N[0]	INVERTED
T17	RXI_EA_DATA_P[1]	RXI_EA_DATA_N[1]	INVERTED
R16	RXI_EA_DATA_P[2]	RXI_EA_DATA_N[2]	INVERTED
P15	RXI_EA_DATA_P[3]	RXI_EA_DATA_N[3]	INVERTED
R18	RXI_EA_DATA_P[4]	RXI_EA_DATA_N[4]	INVERTED
P17	RXI_EA_DATA_P[5]	RXI_EA_DATA_N[5]	INVERTED
N16	RXI_EA_DATA_P[6]	RXI_EA_DATA_N[6]	INVERTED

---

M15	RXI_EA_DATA_P[7]	RXI_EA_DATA_N[7]	INVERTED
L17	RXI_EA_FRAME_N	RXI_EA_FRAME_P	INVERTED
M17	RXI_EA_FRAME_P	RXI_EA_FRAME_N	INVERTED
M18	RXI_EA_LCLK_N	RXI_EA_LCLK_P	INVERTED
N18	RXI_EA_LCLK_P	RXI_EA_LCLK_N	INVERTED
A9	RXI_NO_CCLK_N	TXI_NO_WR_WAIT_P	SCRAMBLED
A10	RXI_NO_CCLK_P	TXI_NO_WR_WAIT_N	SCRAMBLED
A2	RXI_NO_DATA_N[0]	TXO_NO_DATA_P[7]	SCRAMBLED-REVERSED
B3	RXI_NO_DATA_N[1]	TXO_NO_DATA_P[6]	SCRAMBLED-REVERSED
C4	RXI_NO_DATA_N[2]	TXO_NO_DATA_P[5]	SCRAMBLED-REVERSED
D5	RXI_NO_DATA_N[3]	TXO_NO_DATA_P[4]	SCRAMBLED-REVERSED
A4	RXI_NO_DATA_N[4]	TXO_NO_DATA_P[3]	SCRAMBLED-REVERSED
B5	RXI_NO_DATA_N[5]	TXO_NO_DATA_P[2]	SCRAMBLED-REVERSED
C6	RXI_NO_DATA_N[6]	TXO_NO_DATA_P[1]	SCRAMBLED-REVERSED
D7	RXI_NO_DATA_N[7]	TXO_NO_DATA_P[0]	SCRAMBLED-REVERSED
A3	RXI_NO_DATA_P[0]	TXO_NO_DATA_N[7]	SCRAMBLED-REVERSED
B4	RXI_NO_DATA_P[1]	TXO_NO_DATA_N[6]	SCRAMBLED-REVERSED
C5	RXI_NO_DATA_P[2]	TXO_NO_DATA_N[5]	SCRAMBLED-REVERSED
D6	RXI_NO_DATA_P[3]	TXO_NO_DATA_N[4]	SCRAMBLED-REVERSED
A5	RXI_NO_DATA_P[4]	TXO_NO_DATA_N[3]	SCRAMBLED-REVERSED
B6	RXI_NO_DATA_P[5]	TXO_NO_DATA_N[2]	SCRAMBLED-REVERSED
C7	RXI_NO_DATA_P[6]	TXO_NO_DATA_N[1]	SCRAMBLED-REVERSED
D8	RXI_NO_DATA_P[7]	TXO_NO_DATA_N[0]	SCRAMBLED-REVERSED
B7	RXI_NO_FRAME_N	TXI_NO_RD_WAIT_P	SCRAMBLED-REVERSED
B8	RXI_NO_FRAME_P	TXI_NO_RD_WAIT_N	SCRAMBLED-REVERSED
A6	RXI_NO_LCLK_N	TXO_NO_LCLK_P	SCRAMBLED-REVERSED
A7	RXI_NO_LCLK_P	TXO_NO_LCLK_N	SCRAMBLED-REVERSED
V10	RXI_SO_CCLK_N	RXO_SO_WR_WAIT_N	SCRAMBLED-REVERSED
V9	RXI_SO_CCLK_P	RXO_SO_WR_WAIT_P	SCRAMBLED-REVERSED
V3	RXI_SO_DATA_N[0]	RXI_SO_DATA_N[7]	SCRAMBLED
U4	RXI_SO_DATA_N[1]	RXI_SO_DATA_N[6]	SCRAMBLED

---

---

T5	RXI_SO_DATA_N[2]	RXI_SO_DATA_N[5]	SCRAMBLED
R6	RXI_SO_DATA_N[3]	RXI_SO_DATA_N[4]	SCRAMBLED
V5	RXI_SO_DATA_N[4]	RXI_SO_DATA_N[3]	SCRAMBLED
U6	RXI_SO_DATA_N[5]	RXI_SO_DATA_N[2]	SCRAMBLED
T7	RXI_SO_DATA_N[6]	RXI_SO_DATA_N[1]	SCRAMBLED
R8	RXI_SO_DATA_N[7]	RXI_SO_DATA_N[0]	SCRAMBLED
V2	RXI_SO_DATA_P[0]	RXI_SO_DATA_P[7]	SCRAMBLED
U3	RXI_SO_DATA_P[1]	RXI_SO_DATA_P[6]	SCRAMBLED
T4	RXI_SO_DATA_P[2]	RXI_SO_DATA_P[5]	SCRAMBLED
R5	RXI_SO_DATA_P[3]	RXI_SO_DATA_P[4]	SCRAMBLED
V4	RXI_SO_DATA_P[4]	RXI_SO_DATA_P[3]	SCRAMBLED
U5	RXI_SO_DATA_P[5]	RXI_SO_DATA_P[2]	SCRAMBLED
T6	RXI_SO_DATA_P[6]	RXI_SO_DATA_P[1]	SCRAMBLED
R7	RXI_SO_DATA_P[7]	RXI_SO_DATA_P[0]	SCRAMBLED
U8	RXI_SO_FRAME_N	RXO_SO_RD_WAIT_N	SCRAMBLED-REVERSED
U7	RXI_SO_FRAME_P	RXO_SO_RD_WAIT_P	SCRAMBLED-REVERSED
U1	RXI_WE_DATA_N[0]	TXO_WE_DATA_N[0]	REVERSED
T2	RXI_WE_DATA_N[1]	TXO_WE_DATA_N[1]	REVERSED
R3	RXI_WE_DATA_N[2]	TXO_WE_DATA_N[2]	REVERSED
P4	RXI_WE_DATA_N[3]	TXO_WE_DATA_N[3]	REVERSED
R1	RXI_WE_DATA_N[4]	TXO_WE_DATA_N[4]	REVERSED
P2	RXI_WE_DATA_N[5]	TXO_WE_DATA_N[5]	REVERSED
N3	RXI_WE_DATA_N[6]	TXO_WE_DATA_N[6]	REVERSED
M4	RXI_WE_DATA_N[7]	TXO_WE_DATA_N[7]	REVERSED
T1	RXI_WE_DATA_P[0]	TXO_WE_DATA_P[0]	REVERSED
R2	RXI_WE_DATA_P[1]	TXO_WE_DATA_P[1]	REVERSED
P3	RXI_WE_DATA_P[2]	TXO_WE_DATA_P[2]	REVERSED
N4	RXI_WE_DATA_P[3]	TXO_WE_DATA_P[3]	REVERSED
P1	RXI_WE_DATA_P[4]	TXO_WE_DATA_P[4]	REVERSED
N2	RXI_WE_DATA_P[5]	TXO_WE_DATA_P[5]	REVERSED
M3	RXI_WE_DATA_P[6]	TXO_WE_DATA_P[6]	REVERSED

---

---

L4	RXI_WE_DATA_P[7]	TXO_WE_DATA_P[7]	REVERSED
M2	RXI_WE_FRAME_N	TXO_WE_FRAME_N	REVERSED
L2	RXI_WE_FRAME_P	TXO_WE_FRAME_P	REVERSED
N1	RXI_WE_LCLK_N	TXO_WE_LCLK_N	REVERSED
M1	RXI_WE_LCLK_P	TXO_WE_LCLK_P	REVERSED
J17	RXO_EA_RD_WAIT_N	RXO_EA_RD_WAIT_P	INVERTED
K17	RXO_EA_RD_WAIT_P	RXO_EA_RD_WAIT_N	INVERTED
K16	RXO_EA_WR_WAIT_N	RXO_EA_WR_WAIT_P	INVERTED
L16	RXO_EA_WR_WAIT_P	RXO_EA_WR_WAIT_N	INVERTED
B9	RXO_NO_RD_WAIT_N	RXO_NO_WR_WAIT_P	SCRAMBLED
B10	RXO_NO_RD_WAIT_P	RXO_NO_WR_WAIT_N	SCRAMBLED
C8	RXO_NO_WR_WAIT_N	RXO_NO_RD_WAIT_P	SCRAMBLED
C9	RXO_NO_WR_WAIT_P	RXO_NO_RD_WAIT_N	SCRAMBLED
U10	RXO_SO_RD_WAIT_N	TXI_SO_WR_WAIT_N	SCRAMBLED-REVERSED
U9	RXO_SO_RD_WAIT_P	TXI_SO_WR_WAIT_P	SCRAMBLED-REVERSED
T9	RXO_SO_WR_WAIT_N	TXI_SO_RD_WAIT_N	SCRAMBLED-REVERSED
T8	RXO_SO_WR_WAIT_P	TXI_SO_RD_WAIT_P	SCRAMBLED-REVERSED
K2	RXO_WE_RD_WAIT_N	TXI_WE_RD_WAIT_N	SCRAMBLED-REVERSED
J2	RXO_WE_RD_WAIT_P	TXI_WE_RD_WAIT_P	SCRAMBLED-REVERSED
L3	RXO_WE_WR_WAIT_N	TXI_WE_WR_WAIT_N	REVERSED
K3	RXO_WE_WR_WAIT_P	TXI_WE_WR_WAIT_P	REVERSED
G17	TXI_EA_RD_WAIT_N	TXI_EA_RD_WAIT_P	INVERTED
H17	TXI_EA_RD_WAIT_P	TXI_EA_RD_WAIT_N	INVERTED
H16	TXI_EA_WR_WAIT_N	TXI_EA_WR_WAIT_P	INVERTED
J16	TXI_EA_WR_WAIT_P	TXI_EA_WR_WAIT_N	INVERTED
B11	TXI_NO_RD_WAIT_N	RXI_NO_FRAME_P	SCRAMBLED
B12	TXI_NO_RD_WAIT_P	RXI_NO_FRAME_N	SCRAMBLED
C10	TXI_NO_WR_WAIT_N	RXI_NO_CCLK_P	SCRAMBLED
C11	TXI_NO_WR_WAIT_P	RXI_NO_CCLK_N	SCRAMBLED
U12	TXI_SO_RD_WAIT_N	TXO_SO_FRAME_N	SCRAMBLED-REVERSED
U11	TXI_SO_RD_WAIT_P	TXO_SO_FRAME_P	SCRAMBLED-REVERSED

---

---

T11	TXI_SO_WR_WAIT_N	RXI_SO_CCLK_N	SCRAMBLED-REVERSED
T10	TXI_SO_WR_WAIT_P	RXI_SO_CCLK_P	SCRAMBLED-REVERSED
H2	TXI_WE_RD_WAIT_N	RXO_WE_RD_WAIT_N	SCRAMBLED-REVERSED
G2	TXI_WE_RD_WAIT_P	RXO_WE_RD_WAIT_P	SCRAMBLED-REVERSED
J3	TXI_WE_WR_WAIT_N	RXO_WE_WR_WAIT_N	SCRAMBLED-REVERSED
H3	TXI_WE_WR_WAIT_P	RXO_WE_WR_WAIT_P	SCRAMBLED-REVERSED
G15	TXO_EA_DATA_N[0]	TXO_EA_DATA_P[0]	INVERTED
F16	TXO_EA_DATA_N[1]	TXO_EA_DATA_P[1]	INVERTED
E17	TXO_EA_DATA_N[2]	TXO_EA_DATA_P[2]	INVERTED
D18	TXO_EA_DATA_N[3]	TXO_EA_DATA_P[3]	INVERTED
E15	TXO_EA_DATA_N[4]	TXO_EA_DATA_P[4]	INVERTED
D16	TXO_EA_DATA_N[5]	TXO_EA_DATA_P[5]	INVERTED
C17	TXO_EA_DATA_N[6]	TXO_EA_DATA_P[6]	INVERTED
B18	TXO_EA_DATA_N[7]	TXO_EA_DATA_P[7]	INVERTED
H15	TXO_EA_DATA_P[0]	TXO_EA_DATA_N[0]	INVERTED
G16	TXO_EA_DATA_P[1]	TXO_EA_DATA_N[1]	INVERTED
F17	TXO_EA_DATA_P[2]	TXO_EA_DATA_N[2]	INVERTED
E18	TXO_EA_DATA_P[3]	TXO_EA_DATA_N[3]	INVERTED
F15	TXO_EA_DATA_P[4]	TXO_EA_DATA_N[4]	INVERTED
E16	TXO_EA_DATA_P[5]	TXO_EA_DATA_N[5]	INVERTED
D17	TXO_EA_DATA_P[6]	TXO_EA_DATA_N[6]	INVERTED
C18	TXO_EA_DATA_P[7]	TXO_EA_DATA_N[7]	INVERTED
J15	TXO_EA_FRAME_N	TXO_EA_FRAME_P	INVERTED
K15	TXO_EA_FRAME_P	TXO_EA_FRAME_N	INVERTED
F18	TXO_EA_LCLK_N	TXO_EA_LCLK_P	INVERTED
G18	TXO_EA_LCLK_P	TXO_EA_LCLK_N	INVERTED
D11	TXO_NO_DATA_N[0]	RXI_NO_DATA_P[7]	SCRAMBLED-REVERSED
C12	TXO_NO_DATA_N[1]	RXI_NO_DATA_P[6]	SCRAMBLED-REVERSED
B13	TXO_NO_DATA_N[2]	RXI_NO_DATA_P[5]	SCRAMBLED-REVERSED
A14	TXO_NO_DATA_N[3]	RXI_NO_DATA_P[4]	SCRAMBLED-REVERSED
D13	TXO_NO_DATA_N[4]	RXI_NO_DATA_P[3]	SCRAMBLED-REVERSED

C14	TXO_NO_DATA_N[5]	RXI_NO_DATA_P[2]	SCRAMBLED-REVERSED
B15	TXO_NO_DATA_N[6]	RXI_NO_DATA_P[1]	SCRAMBLED-REVERSED
A16	TXO_NO_DATA_N[7]	RXI_NO_DATA_P[0]	SCRAMBLED-REVERSED
D12	TXO_NO_DATA_P[0]	RXI_NO_DATA_N[7]	SCRAMBLED-REVERSED
C13	TXO_NO_DATA_P[1]	RXI_NO_DATA_N[6]	SCRAMBLED-REVERSED
B14	TXO_NO_DATA_P[2]	RXI_NO_DATA_N[5]	SCRAMBLED-REVERSED
A15	TXO_NO_DATA_P[3]	RXI_NO_DATA_N[4]	SCRAMBLED-REVERSED
D14	TXO_NO_DATA_P[4]	RXI_NO_DATA_N[3]	SCRAMBLED-REVERSED
C15	TXO_NO_DATA_P[5]	RXI_NO_DATA_N[2]	SCRAMBLED-REVERSED
B16	TXO_NO_DATA_P[6]	RXI_NO_DATA_N[1]	SCRAMBLED-REVERSED
A17	TXO_NO_DATA_P[7]	RXI_NO_DATA_N[0]	SCRAMBLED-REVERSED
D9	TXO_NO_FRAME_N	TXO_NO_FRAME_P	INVERTED
D10	TXO_NO_FRAME_P	TXO_NO_FRAME_N	INVERTED
A12	TXO_NO_LCLK_N	RXI_NO_LCLK_P	INVERTED
A13	TXO_NO_LCLK_P	RXI_NO_LCLK_N	INVERTED
R12	TXO_SO_DATA_N[0]	TXO_SO_DATA_N[7]	SCRAMBLED
T13	TXO_SO_DATA_N[1]	TXO_SO_DATA_N[6]	SCRAMBLED
U14	TXO_SO_DATA_N[2]	TXO_SO_DATA_N[5]	SCRAMBLED
V15	TXO_SO_DATA_N[3]	TXO_SO_DATA_N[4]	SCRAMBLED
R14	TXO_SO_DATA_N[4]	TXO_SO_DATA_N[3]	SCRAMBLED
T15	TXO_SO_DATA_N[5]	TXO_SO_DATA_N[2]	SCRAMBLED
U16	TXO_SO_DATA_N[6]	TXO_SO_DATA_N[1]	SCRAMBLED
V17	TXO_SO_DATA_N[7]	TXO_SO_DATA_N[0]	SCRAMBLED
R11	TXO_SO_DATA_P[0]	TXO_SO_DATA_P[7]	SCRAMBLED
T12	TXO_SO_DATA_P[1]	TXO_SO_DATA_P[6]	SCRAMBLED
U13	TXO_SO_DATA_P[2]	TXO_SO_DATA_P[5]	SCRAMBLED
V14	TXO_SO_DATA_P[3]	TXO_SO_DATA_P[4]	SCRAMBLED
R13	TXO_SO_DATA_P[4]	TXO_SO_DATA_P[3]	SCRAMBLED
T14	TXO_SO_DATA_P[5]	TXO_SO_DATA_P[2]	SCRAMBLED
U15	TXO_SO_DATA_P[6]	TXO_SO_DATA_P[1]	SCRAMBLED
V16	TXO_SO_DATA_P[7]	TXO_SO_DATA_P[0]	SCRAMBLED

---

R10	TXO_SO_FRAME_N	RXI_SO_FRAME_N	REVERSED DIRECTION
R9	TXO_SO_FRAME_P	RXI_SO_FRAME_P	REVERSED DIRECTION
H4	TXO_WE_DATA_N[0]	RXI_WE_DATA_N[0]	REVERSED DIRECTION
G3	TXO_WE_DATA_N[1]	RXI_WE_DATA_N[1]	REVERSED DIRECTION
F2	TXO_WE_DATA_N[2]	RXI_WE_DATA_N[2]	REVERSED DIRECTION
E1	TXO_WE_DATA_N[3]	RXI_WE_DATA_N[3]	REVERSED DIRECTION
F4	TXO_WE_DATA_N[4]	RXI_WE_DATA_N[4]	REVERSED DIRECTION
E3	TXO_WE_DATA_N[5]	RXI_WE_DATA_N[5]	REVERSED DIRECTION
D2	TXO_WE_DATA_N[6]	RXI_WE_DATA_N[6]	REVERSED DIRECTION
C1	TXO_WE_DATA_N[7]	RXI_WE_DATA_N[7]	REVERSED DIRECTION
G4	TXO_WE_DATA_P[0]	RXI_WE_DATA_P[0]	REVERSED DIRECTION
F3	TXO_WE_DATA_P[1]	RXI_WE_DATA_P[1]	REVERSED DIRECTION
E2	TXO_WE_DATA_P[2]	RXI_WE_DATA_P[2]	REVERSED DIRECTION
D1	TXO_WE_DATA_P[3]	RXI_WE_DATA_P[3]	REVERSED DIRECTION
E4	TXO_WE_DATA_P[4]	RXI_WE_DATA_P[4]	REVERSED DIRECTION
D3	TXO_WE_DATA_P[5]	RXI_WE_DATA_P[5]	REVERSED DIRECTION
C2	TXO_WE_DATA_P[6]	RXI_WE_DATA_P[6]	REVERSED DIRECTION
B1	TXO_WE_DATA_P[7]	RXI_WE_DATA_P[7]	REVERSED DIRECTION
K4	TXO_WE_FRAME_N	RXI_WE_FRAME_N	REVERSED DIRECTION
J4	TXO_WE_FRAME_P	RXI_WE_FRAME_P	REVERSED DIRECTION
G1	TXO_WE_LCLK_N	RXI_WE_LCLK_N	REVERSED DIRECTION
F1	TXO_WE_LCLK_P	RXI_WE_LCLK_P	REVERSED DIRECTION

---

---

## **10.5 Guide for sharing PCB design between E16G301 & E64G401**

With the Parallel-I we demonstrated that it's possible to use the same PCB for both the E16G301 and E64G401 if the following guidelines are followed:

- Use a 1.8V power supply for the DVDD
- Leave pull-up and pull-down resistor foot prints on all COLID and ROWID inputs
- Connect the east eLink interface to an FPGA interface
- Connect the south, north, and west eLinks to off-chip connectors only (or leave unconnected)
- Drive the reset signal from an FPGA

---

## 11 Copyright Information

Copyright © 2008-2013 Adapteva, Inc.

All rights reserved.

Adapteva, the Adapteva Logo, Epiphany™, eCore™, eMesh™, eLink™, eHost™, and eLib™ are trademarks of Adapteva Inc. All other products or services mentioned herein may be trademarks of their respective owners.

The product described in this document is subject to continuous developments and improvements. All particulars of the product and its use contained in this document are given by Adapteva Inc. in good faith. For brevity purposes, Adapteva is used in place of Adapteva Inc. in below statements.

1. Subject to the provisions set out below, Adapteva hereby grants to you a perpetual, non-exclusive, nontransferable, royalty free, worldwide license to use this Document for the purposes of developing; (i) software applications or operating systems which are targeted to run on microprocessor chips and/or cores distributed under license from Adapteva; (ii) tools which are designed to develop software programs which are targeted to run on microprocessor cores distributed under license from Adapteva; (iii) or having developed integrated circuits which incorporate a microprocessor core manufactured under license from Adapteva.

2. Except as expressly licensed in Clause 1 you acquire no right, title or interest in this Document, or any Intellectual Property therein. In no event shall the licenses granted in Clause 1, be construed as granting you expressly or by implication, estoppel or otherwise, licenses to any Adapteva technology other than the Document. The license grant in Clause 1 expressly excludes any rights for you to use or take into use any Adapteva patents. No right is granted to you under the provisions of Clause 1 to; (i) use the Document for the purposes of developing or having developed microprocessor cores or models thereof which are compatible in whole or part with either or both the instructions or programmer's models described in this Document; or (ii) develop or have developed models of any microprocessor cores designed by or for Adapteva; or (iii) distribute in whole or in part this Document to third parties, other than to your subcontractors for the purposes of having developed products in accordance with the license grant in Clause 1 without the express written permission of Adapteva; or (iv) translate or have translated this Document Manual into any other languages.

3. THIS DOCUMENT IS PROVIDED "AS IS" WITH NO WARRANTIES EXPRESS, IMPLIED OR STATUTORY, INCLUDING BUT NOT LIMITED TO ANY WARRANTY OF SATISFACTORY QUALITY, NONINFRINGEMENT OR FITNESS FOR A PARTICULAR PURPOSE.

4. No license, express, implied or otherwise, is granted to LICENSEE, under the provisions of Clause 1, to use the Adapteva trade name, in connection with the use of the Document; or any products based thereon. Nothing in Clause 1 shall be construed as authority for you to make any representations on behalf of Adapteva in respect of the Document or any products based thereon.

Adapteva Inc.

1666 Massachusetts Ave, Suite 14

Lexington, MA 02420

USA

---

## 12 Disclaimers

THERE IS NO WARRANTY FOR THE DESIGN MATERIALS DESCRIBED IN THIS MANUAL, TO THE EXTENT PERMITTED BY APPLICABLE LAW. EXCEPT WHEN OTHERWISE STATED IN WRITING THE COPYRIGHT HOLDERS AND/OR OTHER PARTIES PROVIDE THE DESIGN MATERIALS "AS IS" WITHOUT WARRANTY OF ANY KIND, EITHER EXPRESSED OR IMPLIED, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. THE ENTIRE RISK AS TO THE QUALITY AND PERFORMANCE OF THE DESIGN MATERIALS IS WITH YOU. SHOULD THE DESIGN MATERIALS PROVE DEFECTIVE, YOU ASSUME THE COST OF ALL NECESSARY SERVICING, REPAIR OR CORRECTION.

**Agreement to Defend, Indemnify and Hold Harmless:** You agree to defend, indemnify and hold the Suppliers, its licensors and their representatives harmless from and against any and all claims, damages, losses, expenses, costs and liabilities (collectively, "Claims") arising out of or in connection with any use of the Adapteva products that is not in accordance with the terms of the agreement. This obligation shall apply whether Claims arise under law of tort or contract or any other legal theory, and even if the Adapteva product fails to perform as described or expected.

**Safety-Critical or Life-Critical Applications:** If you intend to evaluate the components for possible use in safety critical applications (such as life support) where a failure of the Supplier's product would reasonably be expected to cause severe personal injury or death, such as devices which are classified as FDA Class III or similar classification, then you must specifically notify Suppliers of such intent and enter into a separate Assurance and Indemnity Agreement.

---

## 13 Warranty

Adapteva, Inc (Supplier) provides Epiphany products under the following conditions:

- The user assumes all responsibility and liability for proper and safe handling of the goods. Further, the user indemnifies Supplier from all claims arising from the handling or use of the goods.
- Should the Adapteva product not meet the specifications indicated in this document, the product may be returned within 90 days from the date of delivery to the distributor of purchase for a full refund.

THE FOREGOING LIMITED WARRANTY IS THE EXCLUSIVE WARRANTY MADE BY SELLER TO BUYER AND IS IN LIEU OF ALL OTHER WARRANTIES, EXPRESSED, IMPLIED, OR STATUTORY, INCLUDING ANY WARRANTY OF MERCHANTABILITY OR FITNESS FOR ANY PARTICULAR PURPOSE. EXCEPT TO THE EXTENT OF THE INDEMNITY SET FORTH ABOVE, NEITHER PARTY SHALL BE LIABLE TO THE OTHER FOR ANY INDIRECT, SPECIAL, INCIDENTAL, OR CONSEQUENTIAL DAMAGES.